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Abstract 
Many-core platforms based on Network-on-Chip (NoC [Benini and De Micheli 2002]) present an emerging technology 
in the real-time embedded domain. Although the idea to group the applications previously executed on separated single-
core devices, and accommodate them on an individual many-core chip offers various options for power savings, cost 
reductions and contributes to the overall system flexibility, its implementation is a non-trivial task. In this paper we 
address the issue of application mapping onto a NoC-based many-core platform when considering fundamentals and 
trends of current many-core operating systems, specifically, we elaborate on a limited migrative application model 
encompassing a message-passing paradigm as a communication primitive. As the main contribution, we formulate the 
problem of real-time application mapping, and propose a three-stage process to efficiently solve it. Through analysis it 
is assured that derived solutions guarantee the fulfilment of posed time constraints regarding worst-case communication 
latencies, and at the same time provide an environment to perform load balancing for e.g. thermal, energy, fault 
tolerance or performance reasons. We also propose several constraints regarding the topological structure of the 
application mapping, as well as the inter- and intra-application communication patterns, which efficiently solve the 
issues of pessimism and/or intractability when performing the analysis. 
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Many-core platforms based on Network-on-Chip (NoC [Benini and De Micheli 2002]) present an emerg-
ing technology in the real-time embedded domain. Although the idea to group the applications previously
executed on separated single-core devices, and accommodate them on an individual many-core chip offers
various options for power savings, cost reductions and contributes to the overall system flexibility, its im-
plementation is a non-trivial task. In this paper we address the issue of application mapping onto a NoC-
based many-core platform when considering fundamentals and trends of current many-core operating sys-
tems, specifically, we elaborate on a limited migrative application model encompassing a message-passing
paradigm as a communication primitive. As the main contribution, we formulate the problem of real-time
application mapping, and propose a three-stage process to efficiently solve it. Through analysis it is assured
that derived solutions guarantee the fulfilment of posed time constraints regarding worst-case communi-
cation latencies, and at the same time provide an environment to perform load balancing for e.g. thermal,
energy, fault tolerance or performance reasons. We also propose several constraints regarding the topological
structure of the application mapping, as well as the inter- and intra-application communication patterns,
which efficiently solve the issues of pessimism and/or intractability when performing the analysis.
Categories and Subject Descriptors: C.3 [Special-purpose and application-based systems]: Real-time
and embedded systems
General Terms: Real-time, Many-core, Application-mapping
1. INTRODUCTION
Although the advancements in the semiconductor area made it feasible to accommo-
date an enormous amount of transistors on a single chip, in recent years the processing
units have hit a limit in the clock speed. Among others, one reason is the inability to
cope with the energy dissipated and thus increasing temperature at high frequencies.
One solution to ever increasing requirements for more powerful processing devices is to
integrate several cores into one system. Architectures that contain more than a dozen
cores placed within a single chip are commonly known as many-cores and are emerging
technologies that are becoming widely popular and used in many areas. For instance,
the progression steps from single- to many-core devices were performed in the super-
computing area many years ago and, with a slight offset, a similar trend is noticeable
in general purpose computing. Current real-time embedded systems are mostly single-
cores, however the demands for functionality enhancements, money savings and power
conservation are drivers for changes mirroring that of High-End-Computing area.
Although many-cores look suitable to address most of the aforementioned issues,
the integration of said devices into real-time embedded domain is far from trivial. The
most distinguishable problem is complex and/or pessimistic analysis. Since the effi-
ciency of majority real-time devices highly depends on derived guarantees, providing
an analysis with acceptable both complexity and pessimism presents a fundamental
prerequisite. In this paper we present the application mapping procedure and the ac-
companying analysis which, with controllable complexity and negligible amount of pes-
simism, allows to plan and organise the workload execution on a many-core platform
by assuring that no violations of time constraints occur for real-time applications.
The novelty of our work is reflected in the fact that we study both real-time and best-
effort workload mapping, assuming a migrative execution model. Our approach encom-
passes application migrations to support multiple drivers, namely energy and thermal
management, fault tolerance, performance, accommodation of dynamic soft- and non-
real-time workload. The platform under consideration is a many-core system, with
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both inter- and intra-application communication centered around a message-passing
paradigm, utilising 2D-mesh NoC interconnect.
2. RELATED WORK
In recent years the problem of application mapping in many-cores gained in popularity,
as many researchers recognised its importance. However, all current state-of-the-art
approaches assume a static pre-assignment of the workload to individual intellectual
properties (e.g. CPU cores, DSP cores) and consider the problem of their placement
within the network without the possibility to migrate. Even this simplified problem is
equivalent to the quadratic assignment problem, which is NP-Hard, hence no optimal
solution can be found within a reasonable time even for small NoC platforms, e.g. 4⇥ 4
cores [Hu and Marculescu 2003a]. In the rest of the section we firstly give an overview
of the existing approaches and then briefly summarise on how this work differs.
In order to solve the mapping problem, [Lei and Kumar 2003] assumed different pro-
cessor types and developed a two-step genetic algorithm where the workload is firstly
mapped to a specific processor type and in the second pass to a concrete processor.
[Moein-darbari et al. 2009] use a modification of the aforementioned heuristic, called
chaos-genetic algorithm. By employing the branch-and-bound technique [Hu and Mar-
culescu 2003a] investigate mappings which minimise power consumption within the
network. The authors present a power model to calculate the energy spent by the NoC
infrastructure, which is used as an objective function for mapping evaluation. [Murali
and De Micheli 2004] elaborate on bandwidth constraints and minimise the average
communication delay, while [Hung et al. 2004] study thermal-aware placements.
[Marcon et al. 2005] are the first to introduce communication timing characterisa-
tion (communication dependence and ordering) and [Srinivasan and Chatha 2005] in-
troduce per-message latency constraints. [Ascia et al. 2004] present an approach where
not one but a group of mappings is found (called Pareto mappings) so as to provide a
solutions to the multi-objective approach. [Kreutz et al. 2005] explore the same topic
but consider the architectures with the interconnect topologies other than NoC.
While the previous works assume a static pre-defined routing policy, [Hu and Mar-
culescu 2003b] exploit the routing flexibility so as to reduce the routing energy con-
sumption and improve the performance. [Shi and Burns 2010] propose a priority as-
signment algorithm for task mapping and introduce a flow-level analysis for network
latencies, assuming wormhole-switched, priority-aware NoCs. [Marcon et al. 2008]
give an overview of several mapping algorithms targeting low energy consumption.
Although similar to the cited, our approach in application mapping differs in a way
that it assumes a migrative model and as such brings additional complexity. Our moti-
vation is similar to that of [Hung et al. 2004] (thermal management) and [Hu and Mar-
culescu 2003a] (power management). We assume the per-message latency constraints
like [Srinivasan and Chatha 2005] and take into account the message ordering similar
to [Marcon et al. 2005], so as to accommodate the real-time traffic and reduce the pes-
simism of the analysis. The physical links of the interconnect have limited capacities
reflected by the bandwidth constraints, as proposed by [Murali and De Micheli 2004].
Finally, data transfer over NoC employs a priority-aware wormhole routing technique,
which is similar to the approach of [Shi and Burns 2010].
3. PROBLEM FORMULATION
3.1. System Model
In order to formulate the problem, we formally describe the platform and the applica-
tion workload. Of interest is one NoC-based many-core system, comprised of n⇥n tiles
(each tile contains a router and a core), and an application-set residing in that system.
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Definition 1: The platform is described by a direct, resource-weighted graph RWG =
hC,Li, where vertices C = {c1, c2, ..., cn2 1, cn2} represent the cores in the system and
the edges L = S lij denote the physical links of the interconnect. Every existing link
lij = (ci, cj , wij)|(ci, cj) 2 C between the cores ci and cj is described with wij , which
stands for its physical characteristics (i.e. available bandwidth).
Applications are described by communication patterns. A traffic belongs to either
inter- or intra-application communication. The former describes cross-application de-
pendencies (data sharing, synchronisation), while the latter represents an execution
of a per-application agreement protocol [Nikolic´ and Petters 2012], which purpose is to
derive a decision regarding spacial and temporal characteristics of said application’s
future executions (i.e. will the migration occur and if so, which core is the destination).
Definition 2: The applications are described by a direct, communication-weighted
graph CWG = hA,Mi, where vertices A = {a1, a2, ..., ax 1, ax} denote the application-
set residing in the system, and the edges M = Smij symbolise the inter- or intra-
application traffic. Every message mij = (ai, aj , dij , pij , tij)|(ai, aj) 2 A between the
applications ai and aj is characterised by the amount of data exchanged - dij , priority
of the message - pij and optionally by a temporal (real-time) constraint - tij .
Figure 1 and Figure 2 illustrate RWG and CWG, respectively. The intra-application
traffic (i.e. the one constituting the agreement protocols) has the same source and
destination application and is represented in Figure 2 with dotted lines. Note, that the
purpose of the agreement protocol is to elaborate on eventual migrations. Therefore,
it exists only for applications which a system designer specifies as migrative (i.e. ap
and ar in Figure 2). Also note, that we assume a limited migrative model, where every
migrative application can execute only on a predefined set of cores, specified at design-
time. These cores participate in the agreement protocol of a given application.
3.2. Problem Statement
The goal of this work is to develop a mapping procedure which, with tolerable computa-
tional complexity, finds a feasible mapping of a given application-set onto a particular
many-core platform (CWG ! RWG). By feasible we assume a mapping that guar-
antees the fulfilment of all per-message temporal constraints and at the same time
maximises the ability to perform load balancing via limited migrations motivated for
example by thermal/energy management, fault tolerance, performance and service of
additional dynamic non-real-time workload.
4. MODEL
4.1. Platform
The assumed platform is a generic NoC-based many-core system. The existing exam-
ples are experimental platforms such as Single-Chip-Cloud [Intel ] and TILE64 family
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of processors [Tilera ] (Figure 3). The architecture we consider in this paper is com-
prised of n ⇥ n tiles, which are mutually connected via 2D-mesh interconnect. Each
tile contains a router and a core. Data transfer on the mesh is performed by employing
a deterministic, dimension-ordered XY routing policy. It is deadlock and livelock free
[Hu and Marculescu 2003a] and is present in the aforementioned architectures. We
assume a packet-based transfer technique called wormhole routing [Ni and McKinley
1993] which is widely applied for NoC-based many-cores, due to its good throughput
and small buffering requirements. Finally, our approach encompasses wormhole traffic
prioritisation and traffic preemptions, so as to accommodate the workload with differ-
ent criticality levels. The implementation of said policy can be performed on present
architectures by exploiting the existing virtual channels [Shi and Burns 2008].
4.2. Software
The execution workload is represented by the application-set. Each application is char-
acterised by the individual priority, depending on the criticality of its execution. In this
work applications are single-threaded, implemented as tasks and may communicate
or synchronise with other applications. Multi-threaded workload can be modelled as
several applications with inter-application dependencies. Data sharing is performed
in the manner of message-passing paradigm - by an explicit exchange of messages.
The rationale for this approach lies in the fact that current coherence mechanisms are
inefficient in many-core domain due to scalability issues [Baumann et al. 2009].
4.2.1. Intra-application communication. Depending on their purpose, some applications
may have the possibility to execute on multiple cores. As explained earlier, we assume
a limited migrative model, where an application can execute only on a subset of cores.
On each of the cores that can accommodate a particular application, its execution code
exists, constituting an entity called dispatcher. Dispatchers of the same application
communicate among themselves and decide temporal and spatial properties of future
executions (i.e. will the migration occur, and if yes which is the destination core). Once
the decision is made, the selected dispatcher will continue the execution on behalf of
the application. This dispatcher is calledmaster dispatcher and at any moment of time
the application has only one. The other dispatchers are termed slave dispatchers.
Upon completing the execution, the master is responsible for initiating the com-
munication with the slaves, so as to plan future executions. If the outcome of said
communication is that the migration occurs - the master changes: i.e. a newly elected
dispatcher becomes a master, while the old master becomes a slave. Perceived from ap-
plication’s perspective, containing dispatchers exchange one master token. We call this
phenomenon master volatility and it has a number of implications which we elaborate
on in subsequent sections.
The aforementioned intra-application communication, where dispatchers of the
same application elect a new master, is called the agreement protocol. In previous work
[Nikolic´ and Petters 2012] we have presented several agreement protocols and pro-
vided analytical steps on how to compute the worst-case duration of both, the entire
agreement protocol and the individual messages constituting it. The actual policy of
the employed agreement protocol is immaterial for the discussion in this paper, as our
analysis only requires that the same is characterised by the exchanged messages and
the individual temporal constraints on their latencies.
Our approach is motivated by, and similar to the concepts of a scalable many-core
operating system called Barrelfish [Baumann et al. 2009]. In Figure 4 a graphical rep-
resentation of an example application-set is given. Every application may execute only
on cores where its dispatchers exist (connected with dotted arrows). Master dispatch-
ers can be distinguished by a dot over their name.
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4.2.2. Inter-application communication. Besides the agreement protocol messages, our
model also assumes the communication between different applications for various rea-
sons, e.g. synchronisation and data sharing. The same is performed by the exchange of
messages between current master dispatchers of communicating applications.
4.2.3. Traffic characterisation. Real-time applications have to fulfil posed time con-
straints, hence all intra- and inter-application traffic related to these applications has
to traverse within a predefined time in order to avoid missed deadlines. In this paper
we assume that the real-time traffic is characterised by a time interval tij in which it
has to travel from the dispatcher of the source application ai to the dispatcher of the
destination application aj . In case of agreement protocol messages, both interacting
dispatchers belong to the same application, thus i = j. These per-message temporal
constraints might be explicitly given, or can be extracted from applications. For in-
stance, by specifying the employed agreement protocol and a time interval in which a
migrative application has to complete it, individual time constraints for its agreement
protocol messages can be derived using the findings of our previous work [Nikolic´ and
Petters 2012]. In this paper we assume that the values of tij are specified for all real-
time messages, while messages belonging to best-effort applications have tij !1.
Besides temporal constraints, messages exchanged by interacting dispatchers of the
applications ai and aj are characterised by the priority pij . For the agreement protocol
traffic it holds that i = j and it inherits the priority of the containing application ai,
while the inter-application traffic is characterised by the same of the lower priority ap-
plication. In this paper we assume that applications and hence messages have already
been characterised by their individual priorities prior to application mapping.
We classify the message mij as feasible if it is analytically proven that in the worst-
case it can fulfil posed time constraint tij . In order to check the feasibility of a message,
we firstly have to compute its worst-case latency when travelling from the source dis-
patcher belonging to the application ai to the destination dispatcher of the application
aj , in the literature known as worst-case traversal time - WCTT (mij). A message is
feasible whenWCTT (mij)  tij .
WCTT consists of several components. The first is the latency of the message traver-
sal when there is no network interference - L(mij), in the literature known as basic
network latency. The second is the direct interference caused by the higher priority
traffic sharing some physical link with the analysed message - D(mij). Due to the
wormhole routing technique, the message under analysis can additionally suffer the
indirect interference caused by the higher priority traffic which does not share any
links with it, but shares with the other traffic constituting either direct or indirect
interference - I(mij). By allowing the preemptions on the bus, in every router on its
path, the message of interest can be blocked by the lower priority traffic for at most
one packet (flit) traversal time. Cumulative blocking delay on the whole path we de-
note by - B(mij). Finally, a potential re-routing of the message (see Section 5.1) causes
additional overhead - R(mij).WCTT is represented by Equation 1.
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WCTT (mij) = L(mij) +D(mij) + I(mij) +B(mij) +R(mij) (1)
For obtaining L(mij), D(mij), I(mij) and B(mij) the reader is directed to previous
works [Nikolic´ and Petters 2012], [Shi and Burns 2008] or [Ferrandiz et al. 2009].
The purpose of re-routing and the calculation of the incurred overhead cost R(mij) are
elaborated in Section 5.1 and Section 5.3.
5. PROPOSED APPROACH
We augment the reasoning from the previous section and classify the solution as fea-
sible if all messages constituting it are feasible - 8mij 2 M : WCTT (mij)  tij . In
our terminology, a solution presents a concrete placement of the application-set onto a
given NoC-based many-core system.
The aim of this paper is to provide an application mapping procedure that will derive
a feasible solution (when possible), which at the same time presents a suitable envi-
ronment for load balancing. In other words, our approach is multi-objective with the
primary concern of providing a feasible mapping, and the secondary objective being to
place the applications in such a way that maximises their potential to efficiently mi-
grate away from e.g. malfunctioning, overloaded, hot or hibernating core, when needed.
Performing an exact analysis on the limited migrative model by solving Equation 1
for each message and consequently checking its feasibility imposes significant over-
heads, causing either too pessimistic predictions or intractability, as is recognised and
exhibited in the following subsections. To overcome this problem, we introduce several
constraints regarding application topology and communication patterns.
5.1. Internal re-routing
As previously stated, in the assumed limited migrative model containing dispatchers
discuss the properties of application’s future executions via agreement protocols. The
amount and the path of messages that constitute the agreement protocol depend on
several factors: 1) the employed agreement protocol, 2) the number of dispatchers of
an application 3) dispatcher placements, 4) the current master dispatcher.
The first aspect is addressed in our previous work [Nikolic´ and Petters 2012], and
in this paper we assume that the agreement protocol is characterised by the gener-
ated messages. The second is specified by the system designer, while the third and the
fourth aspect are elaborated in this paper.
Unlike dispatcher placement, which is determined at design-time, the actual master
cannot be predicted due to the master volatility phenomenon. In the leftmost part of
Figure 5 is given one example; the top and the bottom figure present generated agree-
ment protocol messages of the same application, captured at different time instances
(i.e. represented by emphasized circles different current masters communicate with
all the slaves). The purpose of this example is to show that, depending on the master
selection, two entirely different message-sets can be generated.
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Now, let us elaborate on an exact feasibility analysis approach without the con-
straints introduced in this paper. As all intra-application messages comply with XY
routing policy and exclude re-routings, it holds in Equation 1 that R(m) = 0, 8m 2M.
Since the state-of-the-art works provide methods to obtain all the other terms consti-
tuting WCTT in Equation 1, let us try to apply this approach to prove the feasibility
of the intra-application traffic of an example application given in Figure 5. Each of 8
dispatchers might be a master, hence generating 7 different messages to communicate
with all the slaves, in total 8⇥ 7 = 56 different messages exist. Proving the feasibility
of intra-application traffic would require to prove the individual feasibility of each of
these 56 messages. This holds only for the execution in isolation. In order to consider
the interference caused by the traffic of other applications, two strategies are possible:
1) Assuming all possible messages of other applications and considering them as a
potential interference will cause a significant pessimism build up due to the fact that
not all intra-application messages may concurrently exist.
2) Specifying the master dispatcher for every interfering application and considering
only the messages that may exist in that particular scenario would provide an exact
worst-case, but only for that scenario. However, in order to capture a global worst-case,
it is required to check all possible scenarios. Scenarios arise from the master volatil-
ity phenomenon and if there are, for example, x interfering applications, each with y
dispatchers, then the number of possible scenarios is xy. That is, every of the aforemen-
tioned 56 intra-application messages from Figure 5 would have to test its feasibility in
all xy different scenarios. It is easy to see that in practical cases an exponential com-
plexity propagation very fast leads towards a combinatorial explosion.
The approach we present solves this problem by enforcing the policies which
make the intra-application traffic more deterministic and master-independent, namely
placement constraints and re-routing:
Definition 3:Dispatchers of a migrative application can be placed only on the edges of
a rectangular a⇥ b structure, in such a way that no corner is left unoccupied and a, b 2
N. The special case is a line-like shape, which occurs when one or both dimensions of a
shape are equal to “1”.
Definition 4: Intra-application messages may travel only on the edge of the shape its
application is forming, and re-routing occurs where needed to comply with the global
XY routing policy. An individual message rotation (i.e. clockwise or counterclockwise)
is chosen such that the traversal distance is minimised.
In the middle of Figure 5 the same example is elaborated, but with the routes gener-
ated by enforcing said constraints. Filled circles present the dispatchers where the po-
tential re-routing occurs. Note, that enforced routes did not decrease the total number
of messages, but made the part of the NoC infrastructure used by the intra-application
traffic deterministic and master-independent. The impact of this approach on the per-
formance is twofold; 1) re-routing causes additional overhead and 2) forced routes may
be longer than those generated by the regular XY routing policy.
However, these rules allow generalisation of the intra-application traffic. In order to
make the feasibility analysis possible, we introduce supermessages. A supermessage
is a message which complies with XY routing policy and connects dispatchers placed
in diagonal corners of the application shape. Due to possibility to assume a line- or
rectangle-like shape, each application has 2 or 4 supermessages respectively. In the
top right part of Figure 5 the same are provided for the elaborated example. If an
inter-application message shares a part of the path with only one supermessage, we
call it simple message -ms. Otherwise, if it shares a part of the path with two superme-
ssages, we call it complex message -mc (see bottom right part of Figure 5). By transfer-
ing every simple message into its supermessage and every complex message into two
corresponding supermessages the intra-application traffic can be described as a lin-
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Fig. 6. Inter-application communication
ear combination of supermessages. This process dramatically decreases the number of
different messages and hence makes the feasibility analysis tractable and possible, at
the expense of produced pessimism. It arises from the fact that every simple message
will be treated as a supermessage and every complex message as two supermessages,
while some of them traverse only a small fraction of the path assumed by the analysis.
5.2. Proxy dispatchers
In this work the inter-application communication is modelled by the message exchange
between the master dispatchers of the interacting applications. In situations where
two non-migrative applications communicate, the path between the corresponding
master dispatchers is predetermined and known at design time, once the mapping is
derived. However, if one or both of the applications involved in the communication are
considered as migrative, it induces an overhead to evaluate all possible combinations
of master dispatchers in both the interacting applications.
Nevertheless, let us again elaborate on an exact feasibility analysis approach,
without the constraints introduced in this paper. As all inter-application messages
comply with XY routing policy and exclude re-routings, we can try to prove the
inter-application traffic feasibility in a similar manner to that attempted for intra-
application traffic - by explicitly checking the feasibility of every message. The graphi-
cal representation of this problem is given in the left part of Figure 6. In cases where
the applications have x and y dispatchers respectively, the number of different combi-
nations is equal to x⇥ y (in this example 8⇥ 8 = 64). This holds for the communication
between the two applications executed in isolation. However, when the interferences
caused by the communication of the other applications are considered, similarly to the
intra-application traffic, the analysis would be either too pessimistic or intractable,
depending on the selected strategy for treating potentially interfering applications.
In order to solve this problem we introduce a proxy dispatcher. Its task is to per-
form the communication with the same of the other application as well as to transfer
the data to/from its own master. The inter-application message is decomposed into 3
messages: 1) from the master sender to its proxy, 2) between the proxies of the in-
teracting applications and 3) from the proxy to the master receiver. Note, that the
communication between the proxies and their masters is an intra-application traffic
which was covered in Section 5.1. The proxies are fixed, so two applications always
communicate the data over the same dispatchers, thus the route is deterministic and
master-independent. The proxies are selected during the mapping process in a strate-
gic way, such that the distance between the applications is minimised (see right part of
Figure 6). Additionally, proxy communication complies with XY routing policy, hence
no re-routings occur. This approach of a three-step inter-application communication
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allows to decompose an inter-application message into 3 different messages and study
them individually, but at the expense of a re-routing that has to occur in the prox-
ies and which may reduce the performance. Additionally, the proxies are dedicated,
per-connection roles, so an application can have multiple proxies, each responsible for
performing the communication with one or more applications.
5.3. Performing the feasibility analysis
The previous subsections showed that performing an exact feasibility analysis by em-
ploying one of the existing approaches to the assumed model causes either intractabil-
ity or pessimism, whether analysing inter- and intra-application traffic. Nevertheless,
let us again consider the example given in Figure 6. Applying the exact analysis with-
out the constraints introduced in this paper, would require to consider 8⇥7 = 56 agree-
ment protocol messages per application (explained in Subsection 5.1) and 8 ⇥ 8 = 64
inter-application messages (explained in Subsection 5.2). The total number of mes-
sages in this example is: 2⇥56+64 = 176, inferring that proving the feasibility for any
practical scenario will lead towards either intractability or pessimism build up, which
coincides with the conclusions of the previous subsections.
On the other hand, the proposed approach transforms the intra-application traffic
into a linear combination of supermessages. Additionally, an inter-application message
is decomposed into one proxy-to-proxy message and two intra-application messages,
which are in turn also transferred into supermessages. Consequently, all inter- and
intra-application traffic can be described by proxy-to-proxy messages mp and super-
messages bm. Note, that both these types of messages comply with XY routing policy
(R(mp) = R(bm) = 0, 8mp 2 M, 8bm 2 M), so it is possible to compute WCTT of these
messages by obtaining the terms of Equation 1. By applying this approach to example
in Figure 6, the applications ai and aj have 4 supermessages (see Subsection 5.1) and
have one proxy-to-proxy message (see Subsection 5.2) - in total 2⇥ 4 + 1 = 9 messages
exist. Compared to the previous approach, a significant decrease in the number of mes-
sages is evident, which makes it possible to obtain the worst-case delays on messages
for scenarios which reflect practical examples with hundreds of applications.
OnceWCTT values are obtained for supermessages and inter-proxy messages, said
values are used to test the feasibility of inter- and intra-application traffic via reverse
transformations. Every simple message msii of the application ai shares a part of the
path with only one supermessagedmii and thus covers the distance which is not longer
than that of supermessage. Consequently, the WCTT of that supermessage can be in-
terpreted as an upper-bound on the WCTT of a simple message - WCTT (msii) (Equa-
tion 2). Thus, a simple message is feasible if its upper-bound is feasible (Equation 3).
WCTT (msii) WCTT (dmii) =WCTT (msii) (2)
WCTT (msii)  tii )WCTT (msii)  tii (3)
Furthermore, every complex message mcii shares a part of the path with two super-
messages - dmii• and dmii . The distance it covers cannot be longer than the sum of the
distances of its supermessages. Also, it suffers one re-routing on the core where the two
supermessages intersect. The summation of the worst-case delays of the suppermes-
sages augmented by the re-routing overhead is always greater or equal to the delay of
the complex message and can be interpreted as its upper-bound - WCTT (mcii) (Equa-
tion 4). Thus, a complex message is feasible if its upper-bound is feasible (Equation 5).
WCTT (mcii) WCTT (dmii•) +WCTT (dmii ) +R(mcii) =WCTT (mcii) (4)
WCTT (mcii)  tii )WCTT (mcii)  tii (5)
In order to obtain the delay a complex message suffers due to re-routing - R(mcii),
we firstly define a re-routing core cR (Equation 6), such that it exists in the set of cores
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C and contains the dispatcher di of the application ai. Additionally, the message of
interest and both the supermessages traverse that core.
cR = c|(c 2 C) ^ (c 3 di) ^ (c 2 path(dmii•) \ path(dmii ) \ path(mcii)) (6)
We assume that the re-routing is implemented as a high priority OS operation ser-
viced in a fifo, interrupt-handling manner, with a constant delay of dR per single re-
routing. Note, that a re-routing can occur only on dispatchers which are proxies and/or
are positioned in the corners of their application shapes. The delay a message suffers
on the core cR is denoted by r(cR) in Equation 7. Since a complex message suffers only
one re-routing, its total re-routing delay R(mcii) is equal to only one term (Equation 7).
The worst-case re-routing delay is calculated by assuming a critical instant - the re-
quests for all possible re-routings on the core of interest appeared just before the one
belonging to the message under analysis, which is serviced last.
R(mcii) = r(cR) =
X
8d2cR|d2{corner,proxy}
dR (7)
Finally, let us derive a feasibility constraint for the inter-application message mij
between the applications ai and aj . Similar logic to that applied for complex messages
can be used here; mij can be decomposed in inter-proxy communication mpij and the
intra-application traffic between the masters and their proxies on both sender and
receiver side -mii andmjj . To cover the worst-case, both these master-proxy messages
are considered as complex (mii = mcii, mjj = mcjj). Note, that the analysis provides
the worst-case delay of the proxy message WCTT (mpij), while Equation 4 gives an
upper-bound on the latency of the complex messages - WCTT (mc). Now, an upper-
bound on the worst-case latency of the inter-application message can be formulated
as the summation of the upper-bounds on the messages into which it is decomposed
(mcii,m
p
ij ,m
c
jj) augmented by the re-routing delays occurring on the cores of both the
proxies (Equation 8). The feasibility constraint is given by Equation 9.
WCTT (mij) WCTT (mcii) +WCTT (mpij) +WCTT (mcjj) +R(mpij) =WCTT (mij) (8)
WCTT (mij)  tij )WCTT (mij)  tij (9)
The only term still not defined is the re-routing overhead of the inter-proxy message
- R(mpij). Even though the message m
p
ij itself does not experience re-routing, the same
happens inside both the proxies. The re-routing delay is described by Equation 10,
where cPS and cPR stand for the cores of proxy sender and proxy receiver, respectively.
R(mpij) = r(cPS) + r(cPR) =
X
8d2cPS |d2{corner,proxy}
dR +
X
8d2cPR|d2{corner,proxy}
dR (10)
In the worst-case, an inter-application message might suffer 4 re-routings. The first
may happen between the master and the proxy of ai, considered in the WCTT (mcii)
of Equation 8. Two may occur within the proxies, which account for R(mpij). The last
might happen between the proxy and the master of aj , considered in theWCTT (mcjj).
Due to re-routing and forced paths, this approach sacrifices actual performance in
order to get deterministic routes. Additionally, it induces pessimism via message trans-
formations, so as to reduce the total number of different messages and avoid the com-
binatorial complexity. Nevertheless, we base our reasoning on the fact that these over-
heads can be considered as justifiable and we employ this approach in order to derive
a tight and computationally tractable analysis.
5.4. Allowed application geometries
One of the prerequisites of our approach is to position the dispatchers in such a way
so as not to violate the placement constraints introduced by Definition 3. The corners
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Fig. 7. Allowed application geometries
of the shape cannot be left unoccupied due to re-routing purposes. Figure 7 illustrates
some possible application placements (one forming 6 ⇥ 6, one 4 ⇥ 4, two 1 ⇥ 6 and two
6 ⇥ 1). Different line styles represent different applications. As already stated, if one
of the dimensions is equal to “1” the application assumes a line-like shape. For the
sake of clarity, we omitted to pinpoint the exact dispatchers and decided to graphically
represent the applications only with the shapes.
The example in Figure 7 emphasizes the importance of the placement process. Left
and right part present two different placements of the same application-set. In the left
part the applications are placed in such a way that there is no interference between
any two, while in the right part every application interferes with at least one. The for-
mer placement is better, since fewer or none potential interferences lead towards a less
pessimistic analysis and better performance. We employ this reasoning during map-
ping process, and apart from deriving a feasible solution with maximised migration
abilities, one of the objectives is to minimise the potential traffic contentions.
5.5. The quality of the placement
The multi-objective nature of the proposed approach is reflected in the fact that the
goal is not just to provide a mapping which is feasible, but to provide a feasible map-
ping which maximises the abilities of the application-set to perform load balancing, i.e.
to migrate. In this subsection we address this secondary objective. There are two as-
pects which we consider relevant for the migrative potential of an application, namely
the dimensions of the rectangular a ⇥ b shape it is claiming and the distribution
of the dispatchers on that shape. The approach we apply when evaluating the place-
ment of the application can be summarised with the following two statements:
1) The greater the shape of the application is, the greater its migrative abilities are.
2) Assuming a fixed shape, the more equalised the distances between the application
dispatchers are, the greater its migrative abilities are.
The reasoning is that, given that the migration has to occur, it is better to accom-
modate the execution on some far core, rather than on some near core, because far
migrations allow efficient global load balancing, thermal and energy management and
are resistant to clustered failures (i.e. a part of the chip starts malfunctioning). Con-
versely, near migrations only partially solve these issues, or don’t solve them at all.
Although it looks that this objective contradicts feasibility requirements, it is not en-
tirely true. If perceived as an optimisation problem, migrative abilities of applications
are the objective function which has to be maximised, and assuring the feasibility is a
constraint. As a result, the solution is found such that the dimensions of the shape it is
claiming are as big as possible, the dispatcher distances are as equal as possible, and
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all the messages are feasible. In order to qualitatively evaluate different mappings, a
proper metric has to be established. We say that a quality of a placement of the ap-
plication ai, noted down by qi (Equation 11), is equal to the product of the distances
between its consecutive dispatchers, multiplied by its migration coefficient m(ai).
qi = m(ai)
Y
8dj2ai
dist(dj , di+j) (11)
m is a parameter specified by the system designer and reflects the importance of the
distribution of a particular application. The more the system would benefit from one
application’s wide placement, the greater this parameter is. It has no significance in
absolute terms, it has only relative meaning when all the applications are considered.
The purpose of this parameter is further explained in the following subsections.
The product between the dispatcher distances is used because it is a computationally
cheap operation. Since during the mapping process the evaluation of many different
shapes of all applications will be performed, it is of paramount importance to limit
its complexity. Secondly, it is directly proportional to the shape size, i.e. greater shape
size means greater distances between the dispatchers and hence greater product of
its distances. Finally, when assuming that a shape has been decided, the product of
the dispatcher distances reaches the maximum when all the distances are as equal as
possible. For details see Theorem 5.1.
Note that the distances between the dispatchers are natural numbers, which is a
subset of real numbers. In cases when Cn = p 2 N, where C stands for the circumference
of the application shape and n stands for the number of the dispatchers, the results of
Theorem 5.1 hold, i.e. the maximum on the continuous domain of real numbers (super-
set) is also the maximum on the discontinuous domain of natural numbers (subset).
In cases when Cn = p 62 N the maxima are different. The maximum on a discontin-
uous natural-number domain is the point geometrically the closest to the continuous
maximum, due to the fact that the quality function represented by Equation 11 has a
unique maximum on a continuous real-number domain, as proven by Theorem 5.1. The
existence of a single maximum suggests that the function is monotonically increasing
from the boundary to the extremum, with respect to each variable, when treating the
other variables as constants. In fact, there are multiple discontinuous solutions with
the same distance from the continuous maximum, and hence multiple maxima. These
are the solutions where the distances between all the dispatchers are either
⌃
C
n
⌥
or⌅
C
n
⇧
, which coincides with our reasoning (see the right example in Figure 11 which is
in fact the maximum for given C = 16, n = 6 and where the distances between the
dispatchers are either 2 or 3 because Cn =
16
6 = 2.67).
THEOREM 5.1. Let X = {x1, x2, ..., xn} 2 R be a set of real number variables, such
that the following holds: xnP
xi=x1
xi = C (12)
xi   0, 8xi 2 X (13)
The function f(X) =
xnQ
xi=x1
xi has only one maximum on the domain, and that is the
point: x1 = x2 = ... = xn = Cn .
PROOF. This is a constrained optimisation problem, with 1 constraint expressed by
the equality (Equation 12), and n constraints expressed by the inequalities (Inequal-
ity 13) . If we exclude the inequalities from consideration, the extreme values of the
function f(X), subject to equality constraint, can be found by the Lagrange Multipliers
Method.
f(X) =
xnY
xi=x1
xi, g(X) =
xnX
xi=x1
xi = C ) L =
xnY
xi=x1
xi +  
 
C  
xnX
xi=x1
xi
!
(14)
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A new variable   is called Lagrange multiplier. According to the first derivative test,
the necessary condition for extreme point is that the partial derivative of the Lagrange
function with respect to 8xi 2 X and   is equal to 0 (see Equations 15-17)
@L
@x1
=
@f(X)
@x1
   @g(X)
@x1
= 0 )
xnY
xi=x2
xi =   (15)
...
@L
@xn
=
@f(X)
@xn
   @g(X)
@xn
= 0 )
xn 1Y
xi=x1
xi =   (16)
@L
@ 
= 0 )
xnX
xi=x1
xi = C (17)
We analyse two cases: 1)   = 0 and 2)   6= 0.
1)   = 0: This is possible only if at least two of the variables are also equal to 0, that
is 9xi 2 X, 9xj 2 X|xi = xj = 0 ^ i 6= j. There exist infinite amount of these points and
they are both critical and stationary, and therefore should be checked by the second
derivative test.
2)   6= 0: There exists only one point and that is x1 = x2 = ... = xn = Cn . This point
is also critical and stationary. It also holds for this point that it can be checked by the
second derivative test.
Additionally, due to inequality constraints (xi   0, 8xi 2 X), it is necessary to check
the boundaries as well. The boundaries are represented with the solutions where only
one of the variables is equal to 0, (i.e. 9xi 2 X^ 6 9xj 2 X|xi = xj = 0 ^ i 6= j. Those
are called boundary points and there exists no test to prove their properties, they have
to be checked explicitly. In this concrete case it is easy; it is obvious that those points
represent minima on the domain, since f(X) = 0 for all of them.
Now we proceed with the second derivative test for the cases 1) and 2). It is con-
ducted in the form of Bordered Hessian. It consists of finding the first partial deriva-
tives of g(X) with respect toX, then finding the second partial derivatives of f(X) also
with respect to X and finally putting them into the matrix called Bordered Hessian.
The general form of Bordered Hessian is represented by Figure 8.2666666664
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Fig. 8. General form of Bordered Hessian for n variables and 1 constraint266666666666664
0 1 · · · 1 · · · 1 · · · 1
1 0 · · · 0 · · · 0 · · · 0
...
...
. . .
...
...
...
...
...
1 0 · · · 0 · · · zij 0 0
...
...
...
...
. . .
...
...
...
1 0 · · · zji · · · 0 · · · 0
...
...
...
...
...
...
. . .
...
1 0 · · · 0 · · · 0 · · · 0
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Fig. 9. Bordered Hessian for   = 0
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0 1 1 ... 1 ... 1
1 0 z12 ... z1i ... z1n
1 z21 0 ... z2i ... z2n
...
...
...
. . .
...
...
...
1 zi1 zi2 ... 0 ... zin
...
...
...
...
...
. . .
...
1 zn1 zn2 ... zni ... 0
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Fig. 10. Bordered Hessian for   6= 0
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Fig. 11. Comparison of mappings
1)   = 0: Figure 9 presents Bordered Hessian for the case where   = 0. The variable
zij stands for the second partial derivative with respect to variables xi and xj and is
described by Equation 18. zij has a non-zero value only in cases where at most two
variables are equal to zero, otherwise it is also equal to zero. Sufficient condition for
local maximum is that Bordered Hessian is negative definite, i.e. the determinants
of its principal minors alternatively change sign (Equation 19). In both cases, there
exists some |Hi| = 0, thus making this test inconclusive. In such cases, each of the
points should be investigated individually. However, in this example it is obvious that
both these cases represent the minima on the domain, since f(X) = 0 for all of them.
zij = zji =
nQ
k=1
k 6=i
k 6=j
xk (18)
|H1| < 0, |H2| > 0, ... ) sign(|Hi|) = ( 1)i, 8i 2 n (19)
2)   6= 0: Bordered Hessian for this case is represented by Figure 10. For zij also
holds Equation 18, however, these are all non-zero values in this case. Note that since
xi =
C
n , 8xi 2 X, all the second partial derivatives are also equal (Equation 20).
zij = zji = z =
 
C
n
 (n 2)
, 8i8j 2 n|i 6= j (20)
When computed, the determinants of the principal minors are |H1| = 2z, |H2| =
 3z2, |H3| = 4z3, ..., |Hn| = ( 1)nnzn. Since both n and z are strictly positive, the sign
of the determinant depends only on the first term of the product - ( 1)i, and hence
alternatively changes when different principal minors are considered. This fulfils the
sufficient condition for the maximum, so we conclude that the function f(X) has one
maximum on the domain, which is located in the point x1 = x2 = ... = xn = Cn and the
value is max(f(X)) =
 
C
n
 n.
Note, that a zero-distance between the dispatchers presents a special case where the
same are located on a common core. In the assumed model, such a placement is mean-
ingless and the results of Equation 11, which evaluates the quality of the placement,
also coincide with this reasoning, hence returning qi = 0 for every such placement.
For a given shape without any constraints, choosing and applying an optimal dis-
patcher distribution would be trivial: if possible - make all the inter-dispatcher dis-
tances equal, otherwise make all the distances either
⌃
C
n
⌥
or
⌅
C
n
⇧
. However, the corners
of the shape pose implicit constraints regarding the inter-dispatcher distances and, in
some cases, prevent optimal solutions. Also, not all the cores on the path of the appli-
cation shape might be available due to schedulability or malfunctioning reasons, thus
further preventing optimal solutions. The purpose of the aforementioned evaluation
metric is to provide a qualitative comparison and selection between different possible
suboptimal dispatcher distributions in cases when optimal ones are not possible.
The example in Figure 11 illustrates how different mappings are evaluated. Two
possibilities are presented, in both of them the application claims the same shape,
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but the placement of inner dispatchers differs. All dispatchers are represented with a
star sign. A placement is considered as good if dispatcher distances are equalised as
much as possible. From that perspective the right placement is better. By obtaining
the values of Equation 11, we find that the left solution has qi = 144, while the right
one has qi = 324, which favours more the latter. This coincides with our reasoning.
5.6. Mapping procedure
The importance of application mapping in many-cores is reflected in the fact that many
works already addressed this problem (see Section 2). The state-of-the-art approaches
assume a static pre-assignment of the workload to the cores and investigated their
placement on the chip. This problem is recognised as a quadratic assignment problem
[Hu and Marculescu 2003a], which is in the most of the practical cases not solvable
within reasonable time. Our work additionally encompasses migrations (via dispatch-
ers), which additionally increases the complexity. We believe that obtaining an optimal
result through exhaustive search for practical cases with hundreds of applications,
each represented by several to dozen of dispatchers, is prohibitively expensive and
requires an unjustifiably ample amount of time.
In this paper we present a heuristic-based application mapping method which, with
tolerable complexity and negligible amount of pessimism, provides a placement plan
for an application-set such that all real-time traffic fulfils posed constraints and at the
same time allows workload migrations. In order to be considered, a solution has to be
feasible, i.e. by the analysis presented in Section 5.3 every message has to be proven
feasible. Feasible solution is then evaluated by its qualityQ, presented by Equation 21,
where qi stands for the placement quality of an individual application (Equation 11).
Our aim is to provide a feasible solution, such that its quality Q is maximised.
Q =
X
8ai2A
qi (21)
The proposed method is a three-step process, with three application mapping stages:
Initial Phase (IP), Feasibility Phase (FP) and Optimisation Phase (OP).
5.6.1. Initial Phase (IP). The applications are separated into two groups, H if the pri-
ority is higher or equal to P , and L if the priority is lower than P . During IP, only the
applications from H are mapped. The parameter P is arbitrarily chosen by the system
designer. Any change in dispatcher placements and/or assumed shape of one applica-
tion requires a new feasibility check not only for all the messages of that application,
but also for all the lower priority traffic. The recalculation triggered by a high prior-
ity application might be computationally very expensive, hence as a means to control
the complexity we have introduced a parameter P . All applications that are above the
threshold, i.e. ones belonging to H, will assume their final placement during IP and
will not be subject to any changes during later mapping stages.
The applications are sorted non-increasingly by their priorities. By performing the
assignment in this order, a currently assigning application doesn’t have an impact on
the feasibility of previously mapped applications. Therefore, in order to maintain the
feasibility of the mapping, it is sufficient to check the feasibility only of the messages
belonging to the currently assigning application. This reduces the complexity of IP
from O(nh2) to O(nh), where nh stands for the amount of applications in H.
When mapping an application, we differentiate between several types of placements.
We define narrow placement to be a shape of an application with a minimum surface,
i.e. a placement where all dispatchers of an application occupy consecutive cores. For
instance, narrow placements for a 4-dispatcher application are: 1⇥ 4, 4⇥ 1, 2⇥ 2. Con-
versely, in a wide placement an application assumes a shape with the maximum sur-
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ALGORITHM 1: IP(A, P, G) The first mapping phase IP (Initial Phase)
input : A, P, G
1 foreach (a in A : p(a)   P) do
2 add(a, H); // Select all the higher priority applications
3 end
4 H.sort(P#); // Sort by non-increasing priority
5 foreach (a in H) do
6 a.calculate(Smin, Smax);
7 S = a.Smin + G ⇥ (a.Smax - a.Smin); // Find a shape surface threshold
8 foreach (shape : shape.S()  S) do
9 add(shape, Allowed); // Select allowed shapes
10 end
11 Allowed.sort(S#); // Sort by non-increasing surface
12 while (a.placed() != true && Allowed != empty) do
13 shape = Allowed.get(); // Get the widest existing shape
14 if (try(a, shape) == true) then
15 a.place(shape); a.map(dispatchers);
16 a.proxies(dispatchers); // Select proxies
17 else
18 Allowed.remove(shape);
19 end
20 end
21 if (a.placed == false) then Mapping.Failed(a); // Declare mapping failure of IP
22 end
23 Mapping.Success(); // Declare mapping success of IP
face - in most of cases the boundaries of the chip. We refer to the surfaces of the narrow
and the wide placement as to Smin and Smax, respectively.
Since the applications from H undergo a final placement during IP, it is essential
to dedicate a proper shape to each of these applications. If during IP most of the ap-
plications assume wide placement, that will create significant high priority traffic on
the network, which might cause lower priority applications to be unable to reach the
feasibility of their messages in subsequent mapping phases. Oppositely, forcing the
applications from H to claim mostly narrow placements might unnecessarily preserve
the network underutilised as there might be very few applications left for mapping in
subsequent phases. Therefore, it is important to wisely limit the network consumption
by the high priority applications, and hence leave enough resources to the workload
that has to be considered later. For that purpose, we introduce the parameter G. It
controls the ”greediness” of applications from H. G presents an upper-bound on the al-
lowed application shapes. For instance, if G = 0 only the shapes which fulfil S = Smin
are allowed. Similarly, if G = 1, shapes which fulfil S  Smax are allowed, which in-
cludes all possible shapes. If 0 < G < 1, allowed shapes are calculated by Equation 22.
That is, if the mapping of a 4-dispatcher application has to be performed on a 8 ⇥ 8
platform with G = 0.5, then Smin = 4, Smax = 64 and S  34. This excludes shapes
{8⇥ 8, 8⇥ 7, 7⇥ 8, 7⇥ 7, 8⇥ 6, 6⇥ 8, 7⇥ 6, 6⇥ 7, 6⇥ 6} from consideration.
S  Smin +G(Smax   Smin) (22)
Algorithm 1 illustrates how the IP stage is performed. Firstly, high priority appli-
cations are selected and sorted by non-increasing priority (lines 1-4). The applications
are treated sequentially; the values of Smin and Smax are obtained (line 6), and a shape
surface threshold S is calculated (line 7). Then, only the shapes which surface is less
or equal to the calculated threshold S are selected and sorted non-increasingly by the
shape surface (lines 8-11). The placement is attempted with the selected application
and the selected shape (line 14) on the entire grid. Note, that this process involves 1)
the placement of a shape at the particular location on the grid, 2) the generation of su-
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permessages, 3) the assignment of individual proxy roles, 4) the assignment of proxy
roles to other applications communicating with the one under analysis, 5) the gener-
ation of inter-application messages assuming elected proxies, 6) feasibility checks for
all application’s inter- and intra-application messages.
If the application can be placed with the selected shape on multiple places of the
grid, the smallest sum of the worst-case latencies of the application messages is used
as a tie breaker criteria, where the sum includes the latencies of both inter- and intra-
application messages. In this way the algorithm searches for a position on the grid
where an application suffers the least interference from the other traffic. As mentioned
in Section 5.4, this is the secondary objective of the mapping process and it causes
interacting applications to be placed close to each other. A special case occurs when
proxies of two interacting applications share the same core.
Furthermore, if there are several positions on the grid where the application can
be placed and for which the sum of the message latencies is minimised, the approach
selects the one for which the sum of the dispatcher distances from the center of the
grid is minimised. By making sure that an application is placed as close to the center
of the grid as possible, any lower priority application which is yet to be placed, and
which performs the communication with said application, will have the possibility to
evaluate more placement options so as to minimise the communication penalty, while
that would not be the case if the higher priority application is placed on the border
of the grid. Note, that due to clarity purposes these two shape selection criteria are
not explicitly mentioned in Algorithm 1, but we assume the aforementioned logic is
encapsulated within the function located in the line 14.
Once the shape and the grid position are selected, the corner dispatchers are placed
(line 15). Subsequently, the rest of the dispatchers (if any) are positioned on the edges
of the shape, such that the quality of the application qi is maximised (line 15). Once
proxy roles are assigned (line 16), the application is considered as mapped.
If an application cannot be placed on the grid with the current shape, the same is
excluded (line 18), and the placement is attempted with the next shape from the collec-
tion of allowed shapes. The process repeats until proper shape and position are found
such that all feasibility constraints hold. If an application cannot claim the feasibil-
ity with any of the shapes, the mapping process declares failure (line 21). Conversely,
when all the applications from H are mapped, IP declares a success (line 23).
5.6.2. Feasibility Phase (FP). This phase only performs the mapping of lower priority
applications, with the primary objective to derive a feasible solution with the entire
application-set mapped. Therefore, during FP every application may assume only a
narrow placement. FP is described by Algorithm 2. Firstly, all lower priority applica-
tions are grouped in L and sorted by priority, non-increasingly (lines 1-4). The applica-
tions are treated sequentially; a surface of a narrow placement Smin is found (line 6),
and subsequently it is used to find all possible shapes which correspond to the narrow
placement of the application (lines 7-9). The mapping is attempted with the first shape
from the list, without any preference, as all selected shapes are considered as a narrow
placement (lines 11, 12). The same logic as used in IP applies here: if multiple grid
positions are possible for the same shape, one with the minimised sum of the message
latencies is selected, and if multiple grid positions also have the same sum of the la-
tencies, the one closer to the center of the grid has the precedence. These steps are
assumed to exist within the line 12 and are omitted for better clarity of the algorithm.
Once the shape is claimed, the dispatchers are mapped on every core of the shape,
since it is a narrow placement (line 13). Finally, proxy roles are assigned (line 14).
If an application cannot be mapped with a selected shape, the same is removed and
the mapping is attempted with the next from the list of allowed shapes (line 16). The
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ALGORITHM 2: FP(A, P) The second mapping phase FP (Feasibility Phase)
input : A, P
1 foreach (a in A : p(a) < P) do
2 add(a, L); // Select all the lower priority applications
3 end
4 L.sort(P#); // Sort by non-increasing priority
5 foreach (a in L) do
6 a.calculate(Smin);
7 foreach (shape : shape.S() == Smin) do
8 add(shape, Allowed); // Select all the narrow-placement shapes
9 end
10 while (a.placed() != true && Allowed != empty) do
11 shape = Allowed.get(); // Get the first of the allowed shapes
12 if (try(a, shape) == true) then
13 a.place(shape); a.map(dispatchers);
14 a.proxies(dispatchers); // Select proxies
15 else
16 Allowed.remove(shape);
17 end
18 end
19 if (a.placed == false) then Mapping.Failed(a); // Declare mapping failure of FP
20 end
21 Mapping.Success(); // Declare mapping success of FP
process repeats until a shape is found such that all the messages are feasible. If none
of shapes satisfies posed timing constraints, the mapping process declares failure (line
19). Oppositely, once all the applications are mapped, FP declares a success (line 21).
The computational complexity of FP is O(nl), where nl denotes the amount of applica-
tions in L. The output of FP is the first feasible solution of an entire application-set.
5.6.3. Optimisation Phase (OP). The objective of this phase is to improve on the solution
received from FP. Said process is performed by attempting to extend narrow shapes
that lower priority applications claimed during FP. It is performed until no further ex-
tensions are possible. That marks the end of the mapping process and reached solution
presents the output of the entire mapping process. OP is depicted by Algorithm 3.
Similarly, applications from L are selected and sorted non-increasingly (lines 1-4),
but during OP by the parameterm. As said, it represents the significance of the wider
placement of an application, i.e. the more the system would benefit from a wider place-
ment of an application, the greater its parameter m is. The positive side is that the
applications which distribution matters the most are given the possibility to claim re-
sources before others, thus increasing the chances of the mapping process to derive a
good quality solution. The downside is that, in order an expansion of one application
to be accepted, it is necessary to perform a re-check of the feasibility of all the appli-
cations with a priority lower than the expanding one. Therefore, the computational
complexity of OP is O(nl2), where nl represents the amount of applications in L.
The applications are sorted and treated sequentially; the expanded shape is found
and the placement attempted (lines 8, 9). The process consists of an attempt to push
the corner dispatchers of the application in all possible directions. If an attempted
shape claims feasibility (line 9), for every application with the priority lower than the
stretching one a feasibility re-check is performed (lines 10-13). If any of re-evaluated
applications is unable to declare feasibility, an attempted shape is removed from the
consideration. The application is expanded until any further stretches will cause in-
feasibility of either itself or any of lower priority applications. Every expansion is fol-
lowed by the rearrangement of the dispatchers of the expanding applications, so as
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ALGORITHM 3: OP(A, P) The third mapping phase OP (Optimisation Phase)
input : A, P
1 foreach (a in A : p(a) < P) do
2 add(a, L); // Select all the lower priority applications
3 end
4 L.sort(m#); // Sort by non-increasing distribution priority
5 foreach (a in L) do
6 feasible = true;
7 while (feasible == true) do
8 new shape = expand(a.shape); // Find expanded shape to attempt
9 if try(a, new shape == true) then
10 foreach (a’ in L : a’.P() < a.P()) // Feasibility re-check for lower priority apps
11 do
12 if (try(a’, a’.shape) == false) then feasible = false; break;
13 end
14 if (feasible == true) then
15 a.shape = new shape; // Claim expanded shape
16 a.rearrange(dispatchers); // Equalise inter-dispatcher distances
17 a.proxies(dispatchers); // Reassign proxy roles
18 end
19 else
20 feasible = false;
21 end
22 end
23 end
24 Mapping.Success(); // Declare mapping success of OP and entire process
to equalise the inter-dispatcher distances as much as possible (line 16). Then, proxy
roles are reassigned for the application under analysis and all applications interacting
with it (line 17). Once this process is performed for all applications from L, the entire
mapping process concludes (line 24) and returns the current solution as a final output.
5.6.4. A word on schedulability. The schedulability of a solution on particular cores is out
of scope of this paper. Our assumption is that there exists a schedulability test which
verifies that for every generated solution the following holds: at any time instance
there will be enough resources to allow all real-time applications to fulfil their execu-
tion requirements and that the logic of agreement protocols will assure the schedula-
bility, i.e. at any time instance at least one of dispatchers will be able to accommodate
the execution of the application on its core and the agreement protocol will recognise
it. This aspect is the main objective of the currently ongoing work (see Section 7).
Apart from these implicit assumptions, additional constraints addressing schedula-
bility issues can be explicitly placed, e.g. 1) the maximum number of dispatchers per
core, 2) the per-core maximum allowed cumulative utilisation, where dispatchers carry
a fraction of a belonging application’s utilisation. In the evaluation section we employ
these two constraints by allowing no more than 10 dispatchers per core and by limiting
the cumulative on-core utilisation to the capacity of individual cores.
6. EVALUATIONS
This section presents several case studies addressing different aspects of the proposed
approach.
6.1. Case study 1: Application shapes
In many situations, several shapes have similar or identical characteristics, especially
during FP when narrow placements are considered. In order to asses the differences
between shapes and reason about their applicability, we analyse the characteristics
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which we consider relevant, namely a traversal distance of the average and the longest
message. For easier calculation, in all cases narrow placements are assumed.
Equation 23 calculates the average traversal distance of a message, assuming a n-
dispatcher application with line-like shape. If the i   th dispatcher of a horizontally
stretched application is the master, it communicates with i  1 dispatchers on the left
and the rest n   i dispatchers on its right (the terms in the brackets of Equation 23).
The outer summation is performed so as to account for all possible masters. In order to
obtain the distance of the average message, we divide the result by the total number
of messages (n masters sent n   1 messages each). In similar way, the value is calcu-
lated for a rectangular shape with the forced routes (Equation 24), while obtaining the
maximum message distance for both shapes is trivial (Equation 25 and Equation 26).
Line-AVG =
nP
i=1
 
i 1P
k=1
k +
n iP
j=1
j
!
n(n  1) =
n+ 1
3
(23) Rect-AVG =
dn 12 eP
i=1
i+
bn 12 cP
i=1
i
n  1 =
n2
4(n  1) (24)
Line-MAX = n  1 (25) Rect-MAX =
⇠
n  1
2
⇡
(26)
These values are plotted in Figure 12 to illustrate how the amount of dispatchers
influences the distance traversed by the average and the longest message of these two
possible shapes. The rectangular shape shows better performance than the line one, for
both the average and the longest message, but at the expense of a potential re-routing,
which is not needed for the latter. The decision regarding shape precedence in concrete
cases can be made by the system designer, or left to mapping process to decide.
Additionally, in order to estimate the penalty of the forced re-routing, traversal dis-
tances of the average and the longest message are computed for the rectangular shape
with free point-to-point communication between dispatchers (Equation 27 and Equa-
tion 28 respectively) and consequently plotted in Figure 12. Equation 27 is derived by
using an intermediate results of Equation 23, where n is substituted by n2 , because a
rectangular shape has 2 rows of dispatchers.
Free-AVG =
2
n
2P
i=1
0@i 1P
k=1
k+
n
2
 iP
j=1
j
1A+n24
n
2 (n 1)
= n
2+3n 4
6(n 1) (27)
Free-MAX =
⌃
n 1
2
⌥
(28)
It is clear from Figure 12 that the removal of constraints improves the performance
for the average message, but keeps the same longest message and, as recognised in
the previous sections, significantly complicates the analysis. Unlike Figure 12, which
visualises the overhead of the forced paths expressed in absolute values (Equation 29),
Figure 13 depicts the same overhead expressed relatively (Equation 30). It shows how
much the traversal distance of the average message under forced paths is longer than
the same without said restrictions, expressed in the percentages of the later. In prac-
tical terms it means that for a 10-dispatcher application, the traversal distance of the
average messages is 19% longer.
6.2. Case Study 2: Scalability
The objective of this case study is to test the scalability potential of the proposed ap-
proach. We performed the mapping process, assuming a workload synthetically gener-
ated by using the parameters from the following table:
Application utilisation (0 - 1]* Number of dispatchers (migrative application) [2 - 10]*
Application priority - p(a) [0 - 20]* Application distribution importance -m(a) [0 - 20]*
Agreement message size 64 bytes Inter-application message size [0 - 1024]* bytes
Migrative applications 50% Probability of inter-application communication 5%
Router switch + transfer time 1 + 3 cycles 2D mesh width 16 bytes
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An asterisk sign denotes a uniformly distributed random value. Intra-application
message latencies were generated by multiplying their respective basic latencies (la-
tencies assuming a narrow placement in isolation) by an additional factor. We made
this factor oppositely proportional to priorities, resulting with high priority applica-
tions having time constraints close to their basic latencies, while lower priority ap-
plications have less tight constraints, or don’t have them at all (best-effort workload).
We believe that this assumption reasonably represents realistic scenarios. Each inter-
application message assumes a timing constraint which is equal to the maximum of all
the constraints posed on the intra-application messages belonging to the lower priority
application. All these parameters hold for this and subsequent case studies.
The scalability potential of the proposed approach was tested by varying the number
of applications in the range [2 - 200]. For each given value of the application-set size
we generated and mapped 1000 application-sets on a 8 ⇥ 8 grid. The other mapping-
related parameters were kept constant, namely G = 0.5, P = 10. We performed the
timing analysis by capturing the duration of the mapping process of each run.
Figure 14 presents the results. The horizontal axis stands for the application-set
size. For clarity purposes we present a reciprocal cumulative graph, where the vertical
axis stands for the quantity of the runs that still did not complete the mapping process
within a given time interval (depth axis). The left part of Figure 14 shows that almost
all the runs for small application-sets complete very fast, while as the number of ap-
plications increases, the mapping process takes more time, thus the slope of the curve
flattens. At the end of the first observed period (0   3 seconds), almost all the smaller
sets finished, while very few of the largest ones report mapping completion.
The second period (3   40 seconds) is presented in the right part of Figure 14. The
most of the runs for application-sets up to 150 applications already finished, while
the runs for the larger sets keep the completion rate steady. The observation covers
a larger time period, hence the slope looks steeper. At the end of the observed period,
only a small fraction of the largest application-sets did not complete.
The results show an obvious trend regarding the duration of the mapping process
across application-set sizes, however, the mappings of two sets of the same size can
report significantly different durations, sometimes by an order of magnitude. To em-
phasize this fact, we give a different representation of the same data - Figure 15. The
horizontal axis stands for the application-set size. The left and the right vertical axis
represent the duration of the mapping process, in linear and logarithmic scale, re-
spectively. Even though the whiskers were set to the 25th and 75th percentile, which is
A:22 B. Nikolic´ and S.M. Petters
Fig. 14. The influence of the application-set size on the execution time
1 20 40 60 80 100 120 140 160 180 2000
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2x 10
4
Ex
ec
ut
io
n 
tim
e 
(in
 m
illis
ec
on
ds
)
Application−set size
 
 
10−1
100
101
102
103
104
105
Ex
ec
ut
io
n 
tim
e 
in
 lo
ga
rit
hm
ic 
sc
al
e
Execution time
Execution time in logarithmic scale
Fig. 15. The influence of the application-set size on the execution time
99.3% coverage when assuming a normal distribution, it is visible that a non-negligible
amount of runs falls outside the aforementioned area, suggesting that the duration of
the mapping process may hugely vary when compared to the average case and highly
depends on a concrete application-set.
Overall, the mapping duration exponentially increases with the number of appli-
cations. However, it is averaging at 12 seconds for application-sets consisting of 200
applications and we thus believe that the proposed approach meets the demands and
is applicable to most of realistic scenarios in the real-time embedded domain.
We performed another scalability test by varying the grid size (from 8⇥ 8 to 16⇥ 16),
while keeping all the other parameters at the same values. The size of the application-
set is 150. 1000 sets were generated and mapped. The right part of Figure 16 shows
how the variation of the grid size (horizontal axis) influences the execution time (depth
axis). A cumulative reciprocal representation is used, where vertical axis stands for the
amount of applications which mapping didn’t complete within a given time interval.
It is visible that within 6 seconds in almost all cases the mapping completed for
smaller grids, while larger grids are more time consuming and report fewer comple-
tions in the observed period. Conversely to application-set size variations, the grid size
variations cause a linear increase in the duration of the mapping process, visible in the
left part of Figure 16. Note, that these results suggest that on average, the mapping
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process on a platform with 144 cores takes only 2 times more than on a 64-core one, as-
suming the same workload is mapped in both cases. The explanation is that although
the larger grids have to inspect more cores, at the same time it gives the opportunity
to map the applications in such a way to avoid mutual contention, which decreases the
duration of message feasibility checks, since fewer contentions occur.
The number of outliers again confirms huge variations in duration times of the map-
ping process, suggesting that for some specific application-sets the mapping can take
significantly longer than the average time needed for that particular platform size.
6.3. Case Study 3: Parameter P
The parameter P controls the amount of applications which will be grouped in H and
hence mapped during IP, while the rest of the applications will undergo a two-stage
mapping process in FP and OP. Note, that OP was recognised as computationally
the most intensive phase, so mapping more applications during FP +OP can cause a
significant increase in the computation time. However, this process is more thorough
in search and potentially has higher chances of finding better application placements.
On the other hand, mapping the most of the applications during IP may save on com-
putation time, but makes the efficiency of the mapping process dependant on the right
selection of the parameter G, as is shown in the next experiment. Assuming a constant
G (in this experiment G = 0.5), an intuitive assumption is that the selection of the pa-
rameter P creates a trade-off between the execution time and the solution quality.
To test that, we performed an experiment where we varied the parameter P in the
range 0 21 (horizontal axis of Figure 17). Border cases present scenarios where all and
none of the applications undergo the mapping during IP, respectively. The application-
set size is 150, and for each incremental step of P , 1000 sets were created and mapped
on a 8 ⇥ 8 platform. We performed a timing analysis (right vertical axis) but also col-
lected the qualities of generated solutions (left vertical axis), since the objective of this
case study is to observe the effect of P on both execution times and solution qualities.
As expected, the left part of Figure 17 shows that the increase on the parameter P
causes the duration time of the mapping process to grow exponentially. As P increases,
more applications undergo more computationally extensive placement process which
results in longer execution times. Until P = 10 the results report a logarithmic growth
of the solution quality, but surprisingly, further increase of P does not necessarily
cause an increase in the solution quality. It stays almost constant until P = 17, when
it starts to decay and maintains that trend until the end of the observed interval.
These counter-intuitive results suggest that putting more applications in L and plac-
ing them during FP and OP might not produce a better quality solution. The explana-
tion is that the final mapping phase - OP, sorts the applications non-increasingly by
A:24 B. Nikolic´ and S.M. Petters
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 210.8
1
1.5
2x 10
4
So
lu
tio
n 
qu
al
ity
Parameter P
 
 
1000
3000
5000
7000
Ex
ec
ut
io
n 
tim
e 
(in
 m
illis
ec
on
ds
)
Solution Quality
Execution time
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 210
10
20
30
40
50
60
70
80
90
100
Parameter P
Fr
ac
tio
n 
of
 to
ta
l e
xe
cu
tio
n 
tim
e,
 in
 %
 
 
IP Mapping
FP Mapping
OP Mapping
Fig. 17. The influence of the parameter P on the mapping process
the parameter m and tries to optimise their placements in that order. Since OP does
not have a greediness control mechanism, every application will assume the widest
possible placement such that its feasibility is preserved. Hence, it might happen that
some application a with high m(a) has very low priority. Since its placement is opti-
mised early, every other application with a higher priority but a smaller distribution
significance parameter - a0 : p(a0) > p(a) ^m(a0) < m(a) will be considered later than
a during OP. Any potentially better shape of the application a0 which geometrically
interferes with already optimised shape of a will be rejected, since the shape of a is al-
ready maximally stretched and introducing any interference from the higher priority
traffic will cause its infeasibility. Therefore, even though a0 has a potential to optimise
its shape, it will have limited optimising possibilities, since its stretching might jeopar-
dise the feasibility of already optimised lower priority applications. This fact prevents
an expected increase in the solution quality for moderate values of P , while for higher
P the effects become even more severe, causing a significant drops in solution qualities.
In order to gain a more detailed insight into the influence of P on the duration of
the mapping process, we observed the durations of the individual mapping phases.
The right part of Figure 17 shows the fraction of the total execution time each phase
consumes and compares them in relative terms. For small values of P , almost all appli-
cations are placed during IP, hence leaving less workload for the subsequent phases.
Until P = 5, IP witnesses an exponential decrease of the execution time, while the
other two phases report a linear increase. Since OP has the highest computational
complexity, any increase in its workload, significantly increases its execution time and
hence causes, further exponential decrease of the execution time of IP. On the other
hand, FP experiences a steady increase in the absolute execution time, but dominated
by the complexity of OP reports a linear decrease in relative terms and also converges
towards 0. Finally, for greater values of P , the execution time is almost entirely spent
in OP as is reported by a logarithmic growth at the end of the observed domain.
6.4. Case Study 4: Parameter G
A parameter G controls the level of greediness given to higher priority applications.
Intuitive reasoning suggests that greater values of G cause greater amount of traffic
as a consequence of spread placements of applications from H. Consequently, lower
priority applications, which get placed during FP and OP, will have less possibilities
to assume well distributed placements, since the network resources were greedily con-
sumed by the applications fromH. In some cases this may cause applications from L to
be unable to claim feasibility even with narrow placements, resulting with a mapping
process failure. Oppositely, smaller G may limit the distribution of high priority work-
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Fig. 18. The influence of the parameter G on the mapping process
load and unnecessary preserve the network for applications from L, while there might
be only few of them. This can significantly impact the quality of a derived solution.
The effects of the parameter G highly depend on the parameter P , since G applies
only to high priority applications, which amount is directly controlled by the parameter
P . For small values of P , the influence of G is amplified the most. As P increases, the
effects of Gmitigate and at some point become negligible. To better observe the impact
of G on the mapping process, we kept P constant (P = 10). We performed a timing
analysis, but also collected the information regarding qualities of derived solutions
and mapping failures, so as to study the effect of G on 1) the duration of mapping
process, 2) the solution quality and 3) the amount of failed mappings. The parameter
setup is identical to the one of the previous experiment. G is varied in the range [0 1].
The left part of Figure 18 shows the effect of G on the solution quality. As G in-
creases, high priority applications gain more freedom in assuming placements wider
than narrow ones, resulting with a constant increase of the solution quality. This effect
is noticeable until the middle of the domain. For higher values of G, we expected the
solution quality to start decreasing, since high G allows greedy placements of high pri-
ority applications and hence limits the optimisation of lower priority workload during
OP. Surprisingly, the results show even a slight increase as G approaches 1.
The explanation for this finding is that for high values of G, applications from H
try to assume very wide shapes and the mapping starts from the edges of the grid
inside. If the assumed shape violates time constraints for an application, a smaller
one is attempted. By performing the mapping in this way, higher priority applications
are placed in such a way that the paths of their messages overlap and many common
routes appear at the edges of the grid. At the end of IP, the most of higher prior-
ity applications are distributed wide, thus leaving inner (central) cores free for lower
priority applications. This implicit spacial partialisation of the workload proves to be
good option is some cases. On the other hand, for smaller values of G the applications
have more options to evaluate their placements and hence always choose the position
which assumes less traffic interference. This allows high priority applications to avoid
mutual interference and equally distribute themselves in the grid, with as less mutual
interference as possible, which might be a more favourable environment in other cases.
The right part of Figure 18 shows that the duration of the mapping process is con-
stant and does not depend on the parameter G (right vertical axis). Additionally, we
observed the influence of G on the number of the applications which were unable to
claim feasibility even with narrow placements (left vertical axis). As expected, higher
values of G induce higher amount of traffic, which in some cases causes the mapping
process to fail in deriving a solution. Note, that the results are in percentages of the
application-set size, inferring that the results were very mild and not nearly severe
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as we expected, which is the direct consequence of the efficient overlapped mapping of
high priority workload and spacial partialisation between priorities.
6.5. Discussion
The efficiency of the mapping process significantly depends on the right selection of
the parameters P and G. But more than that, it highly depends on the application-
set upon which it is being applied. As observed through the experiments, there are
no individual values of P and G which derive the best solution for every application-
set. We used the experiments to recognise and explain the general trends associated to
these parameters, but also to show that different mapping strategies can in some cases
provide competitive results, and conversely, the same mapping strategy may vary a lot
in terms of efficiency when applied to different cases.
For instance, sets with significant differences in latency constraints of applications
will benefit the most from a spacial partialisation approach invoked by low or moderate
values of P and high values of G. Conversely, for sets where applications have similar
temporal constraints the best strategy is to invoke balanced network utilisation by
keeping P low and G moderate. In cases when applications have very tight temporal
constraints two options are available for limiting the network utilisation: 1) by keeping
P very high, 2) by keeping P low or moderate and setting G to a low value.
We argue that recognising the right approach in particular cases should be the re-
sponsibility of the system designer and we perceive the mapping process as an adap-
tive activity where different strategies are tested and consecutively fine-tuned through
small variations of parameters, until a solution with desired quality is found.
7. CONCLUSIONS AND FUTURE WORK
NoC-based many-core platforms are the next frontier technology in the real-time em-
bedded domain. This design not only allows cost reductions and power savings, but
also contributes to overall system flexibility.
In this paper we addressed the issue of application mapping onto one such platform,
considering the concepts of current many-core operating systems, such as Barrelfish
[Baumann et al. 2009]. We gave a formal definition of the problem and proposed an ef-
ficient three-stage multi-objective mapping process which derives a placement plan for
an application-set. Additionally, we proposed the analysis through which the mapping
process validates derived solutions and assures that all the constraints regarding the
message traversal latencies of the real-time traffic are fulfilled. We derived the met-
ric for the qualitative assessment of the solution’s potential to allow the applications
to efficiently perform load balancing for various reasons (e.g. energy savings, temper-
ature regulation, performance enhancements, dynamic accommodation of additional
best-effort and non-real-time workload, fault tolerance). Finally, we proposed several
constraints regarding the placement topology and the communication patterns, which
efficiently solve the problems of pessimism and intractability of the analysis.
As the directions for the future work, we recognise several aspects. We plan to per-
form the assessment of the mapping on a concrete example and observe the behaviour,
i.e. to compare the measured worst-case traversal delays against the imposed con-
straints, so as to test the pessimism of our approach. Furthermore, we plan to compare
the performance of the mapping with and without topology and communication con-
straints, in order to quantitatively express the penalty suffered due to enforcing the
aforementioned restrictions. We plan to extend our approach to encompass the issues
regarding the schedulability of derived mappings. Finally, assuming that the mapping
process provides a placement plan, and assuming that the schedulability of a derived
solution is assured, we intend to estimate the overheads of agreement protocols when
considering the application placements of that particular solution. The plan is to in-
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corporate those overheads into the schedulability analysis, so as to provide a more
realistic platform for many-core scheduling research.
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